T. Subhashini; S.V. Brahmam; Sk. Zaheer; V. Raghava; Sk. Vaseem. Design and Analysis of RISC V Processor Architecture. JoMMR 2024, 1-17.