[1]
Madhura R, Manasa R and Mahesh Kumar N 2025. RTL Design of APB Protocol based Memory (1K*32) and Testbench. Journal of VLSI Design and Signal Processing. 11, 2 (Aug. 2025), 20–30.