Seelam Srinivasa Rao, and J. Siva Deepika. “An Energy-Efficient Approximate Dadda Multiplier Using Almost Full Adders, Majority-Logic 4:2 Compressors, and Clock Gating”. Advance Research in Power Electronics and Devices (July 1, 2026): 19–28. Accessed August 2, 2026. https://www.matjournals.net/engineering/index.php/ARPED/article/view/3804.