[1]
Seelam Srinivasa Rao and J. Siva Deepika, “An Energy-Efficient Approximate Dadda Multiplier using Almost Full Adders, Majority-Logic 4:2 Compressors, and Clock Gating”, ARPED, pp. 19–28, Jul. 2026.