Seelam Srinivasa Rao and J. Siva Deepika (2026) “An Energy-Efficient Approximate Dadda Multiplier using Almost Full Adders, Majority-Logic 4:2 Compressors, and Clock Gating”, Advance Research in Power Electronics and Devices, pp. 19–28. Available at: https://www.matjournals.net/engineering/index.php/ARPED/article/view/3804 (Accessed: 2 August 2026).