Seelam Srinivasa Rao, & J. Siva Deepika. (2026). An Energy-Efficient Approximate Dadda Multiplier using Almost Full Adders, Majority-Logic 4:2 Compressors, and Clock Gating. Advance Research in Power Electronics and Devices, 19–28. Retrieved from https://www.matjournals.net/engineering/index.php/ARPED/article/view/3804